Due to reduction in device feature size and supply voltages the probability of soft-errors  in Finite State Machines’ (FSMs) states has increased dramatically, and the protection against both Single Event Upset (SEU) and Multiple Bit Upsets (MBUs) soft-errors demand for design of fault tolerant FSMs that detect and correct more than one error. 153 more words